The effect of substrate doping on the flatband and threshold voltages of a strained-Si/SiGe p metal-oxide semiconductor field-effect transistor (pMOSFET) has been studied. By physically deriving the models of the flatband and threshold voltages, which have been validated by numerical simulation and experimental data, the shift in the plateau from the inversion region to the accumulation region as the substrate doping increases has been explained. The proposed model can provide a valuable reference to the designers of strained-Si devices and has been implemented in software for extracting the parameters of a strained-Si MOSFET.
Introduction
Silicon-based devices play a decisive role in the semiconductor industry. Scaling down the feature size has been the main method of changing the performance of Si devices. However, as the device is scaled down to nanoscale, serious challenges are posed by the materials' properties, device physics, and fabrication technologies. Such challenges have impelled researchers to look for various alternatives, and as a result, the strained-Si/SiGe (SSi/SiGe) material system has emerged. [1] [2] [3] [4] [5] By inducing strain into Si, the I-V characteristic of a strained-Si/SiGe p metal-oxide semiconductor field-effect transistor (pMOSFET) is enhanced, [6] [7] [8] but its C-V characteristic is distorted. A "plateau" has been observed in the gate C-V characteristics of a strained-Si/SiGe pMOSFET, and it can shift from the inversion region to the accumulation region as doping concentration increases, as shown in Fig. 1 . [9] [10] [11] The physics of the above phenomenon is due to the different flatband and threshold voltages at the SiO 2 /SSi and SSi/SiGe interfaces, resulting from the special structure and the confinement of the carriers at the different interfaces. [12, 13] Recently, several models of the threshold voltages for a strained-Si pMOSFET have been proposed. [14] [15] [16] However, these models either do not take into account the holes and electrons confined at the SSi/SiGe interface, or do not consider the doping concentration in the strained-Si layer. Hence, with these theories, the shift in the plateau cannot be explained as the doping concentration increases. Most of all, these models cannot serve the C-V characteristics well. For this reason, the effect of substrate doping on the flatband and threshold voltages of a strained-Si/SiGe pMOSFET has been studied. By physically deriving the models of the flatband and threshold voltages, the shift in the plateau observed in the gate C-V characteristics of the strained-Si pMOSFET from the inversion region to the accumulation region as the doping concentration increases has been explained. The results from the models are validated with simulated and experimental data. The proposed models can provide a valuable reference for the design of strained-Si devices and has been implemented in software for extracting the parameters of strained-Si MOSFETs.
Device structure and operation of an SSi/SiGe pMOSFET
The structure of an SSi/SiGe pMOSFET is shown in Fig. 2 , [17] where G, D, B, and S represent the gate, drain, bulk, and source electrode, respectively. The device consists of a SiO 2 gate dielectric layer with a thickness of t OX , an SSi layer with a thickness of t SSi , a relaxed SiGe layer, and a graded SiGe layer. In analysis, it is assumed that the SSi layer, the SiGe layer, and the Si substrate are uniformly doped with a concentration of N D .
When V G > V S FB (flatband voltage at the SSi surface), electrons are accumulated at the SSi/SiO 2 interface. When V H FB < V G ≤ V S FB , the strained-Si layer is depleted, and electrons are accumulated only in the SiGe layer. At V G = V H FB (flatband voltage at the SSi/SiGe interface), the depletion region begins to extend to the SiGe layer. We now discuss the following two cases.
(i) The lightly doped epitaxial layer case In this case, the inversion layer first forms in the SiGe layer and then in the SSi layer. Therefore, when V H T < V G ≤ V H FB , the depletion extends into the SiGe layer and reaches its vacuum level maximum width at V G = V H T (inversion threshold voltage of the SiGe layer). After that, with V G getting more negative, inversion occurs in the SiGe layer. Eventually, the concentration of the holes in the SiGe layer get its maximum value at V G = V S T (inversion threshold voltage of the SSi layer). When V G < V S T , the hole sheet concentration in the 2-DHG at the SSi surface increases when V G is made increasingly negative, resulting in an increased electric field and potential drop across the strained silicon and oxide layers. Figure 3 shows the energy band diagram of the lightly doped SSi/SiGe pMOSFET for V G < V S T .
(ii) The highly doped epitaxial layer case In this case, there is no inversion layer formed in the SiGe layer. Therefore, when V S FB < V G ≤ V H FB , the depletion layer is formed in the SiGe layer, and the depletion region widens as V G is made increasingly negative. At V G = V S T , the depletion region reaches its maximum width, and the inversion occurs at the surface of the strained-Si layer. Figure 4 shows the energy band diagram of the highly doped SSi/SiGe pMOSFET at this condition.
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Model for flatband voltages and threshold voltages 3.1. Model for flatband voltages
When V G scans from positive to negative, the flatband first occurs at the SSi surface, and then at the SSi/SiGe interface. Assuming that the interface states can be negligible, the flatband voltage at the surface of an SSi layer can be expressed
where φ M is the work function of the gate material and φ SEMI is the equivalent work function of the semiconductor. When the energy band at the SSi/SiGe interface gets flat, the gate voltage V G becomes V G = V OX + V S FB + V SSi , where V OX is the potential dropped across the oxide layer and V SSi across the SSi layer.
Assuming the entire SSi layer is depleted rapidly, we have
Solving Poisson's equation across the SSi layer, the potential V SSi is given by
Therefore, the flatband voltage at the SSi/SiGe interface can be expressed as
Model for threshold voltages
For very small drain voltages V D and a long MOSFET channel, an analysis can be carried out in one dimension perpendicular to the surface. For negative voltages V G applied to the gate, the silicon n-type substrate is depleted and the width of the depletion layer is denoted as x d . Depending on the gate voltage, strong inversion conditions can be induced at both the top SSi/SiGe interface and at the SSi surface or at one of them. To provide design guidelines, the conditions for channel formation are first derived.
Conditions for strong inversion
From the above discussions, it is known that inversion first occurs in the SiGe layer and then in the SSi layer when the epitaxial layers are lightly doped. The gate voltage that causes strong inversion at the SSi surface is denoted as the surface threshold voltage V S T . The condition for the onset of strong inversion is defined in a similar manner as for conventional MOS structures, as the gate voltage at which the concentration of minority carriers (holes in this case) is equal to the substrate doping concentration N D . This leads to the expression for φ 1 in Fig. 3 as
Considering the following conditions a)
the condition for the threshold potential Φ S T at the surface can be expressed as
where n i,SSi and n i,SiGe are the intrinsic carrier concentrations of the SSi and SiGe layers, respectively. The gate voltage which causes strong inversion at the SSi/SiGe interface is denoted as the interface threshold voltage V H T . The condition for the onset of strong inversion at the interface is defined, in a similar manner, as the gate voltage at which the minority carrier concentration at the interface is equal to the substrate doping concentration. The threshold interface potential Φ H T for strong inversion at the interface is given by
When the epitaxial layers are highly doped, inversion occurs only at the SSi surface, and it can be easily observed from the Fig. 4 that the expression of the threshold potential Φ S T at the surface is the same as that for light doping concentrations, given by Eq. (5).
Threshold voltage for a lightly doped pMOSFET
To derive the expressions for the threshold voltages, Poisson's equation has to be solved. For a lightly doped pMOS-FET, the analytical solution in the one-dimensional case can be obtained by taking into account the charge in the depletion layer and the hole charge in the SiGe layer. The hole charge in the SSi layer is neglected, since strong inversion first occurs at the SSi/SiGe interface.
Under these assumptions, the one-dimensional Poisson's equation can be written for each region of the structure as follows:
where t SSi and x d are the thickness of the SSi layer and the depletion width respectively. Integrating Eq. (7) from x = t SSi to x = t SSi + x d and using E 1 (t SSi + x d ) = 0, we have
where ϕ H and E H are defined as the electric potential and the electric field at the SSi/SiGe interface respectively.
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Integrating Eq. (8) over the SSi region and using the boundary conditions
Φ 1 (t SSi ) = ϕ H , the following equations can be obtained
By taking into account all potential drops across the structure, the expression for the gate voltage V G can be written as
where Q SSi and Q SiGe are the whole charge in the SSi layer and SiGe layer respectively. When the inversion occurs at the SSi/SiGe interface, the potential ϕ H is pinned to Φ H T , Q SSi and Q SiGe can be calculated by
. (14) The expression for V H T can be derived directly from Eq. (12) as
This equation can be simplified by noting that the hole contribution is very small at the onset of strong inversion at the SSi/SiGe interface and therefore the maximum depletion width is then obtained as
The threshold voltage V S T can be also obtained from Eq. (12), but in this case the hole contribution in the SiGe layer is important. Using Eqs. (5) and (12), the threshold voltage V S T can be expressed as
where Q i1 is the inversion charge in the SiGe layer, given by
Threshold voltage for a highly doped pMOSFET
In this case, inversion occurs only in the SSi layer. Therefore, Eq. (17) can be rectified as
where
is the depletion width when Φ 2 (0) = Φ S T , and can be calculated by
Formation mechanism of plateau
As discussed above, when the epitaxial layers are lightly doped, the flatband voltages are almost the same, but the threshold voltages are different. As the voltage goes from V H T to V S T , holes gradually enter into the SSi layer, which means the inversion capacitance at the surface SSi layer C S T becomes more significant. Defining C H T as the inversion capacitance at SSi/SiGe interface and C OX as the oxide capacitance, the gate capacitance C G transfers from
, causing a "plateau" to appear in the inversion region of the C-V characteristics.
When the epitaxial layers are highly doped, however, inversion occurs only in the SSi layer, and the difference between the flatband voltages are more apparent according to Eq. (4). Therefore, as the gate voltage goes from V S FB to V H FB , the gate capacitance C G transfers from C G = C OX to C G = C oxeff . This leads to a "plateau" appearing in the accumulation region of the C-V characteristics.
Results and discussions
To validate our model, the results obtained from our model are compared with experimental data available in this section. Figure 5 shows the experimental results of the gate C-V characteristics of the strained-Si/SiGe pMOSFET when the doping concentration is 1×10 16 cm −3 . From the figure, we can observe that there is a plateau formed in the inversion layer, which means that inversion occurs first in the SiGe layer and then in the SSi layer. The inset shows the derivative of the C-V curves. The first two peaks observed in the in- The results from the model are also compared with the results from Synopsys ISE TCAD v10.0 when the epitaxial layers are highly doped, as shown in Fig. 6 . Here, there is a plateau in the accumulation region since the V S FB is larger than V H FB . As shown in the inset, the difference between the last two peaks, corresponding to the accumulation of electrons at the two interfaces, is more apparent than that in Fig. 6 . The reason for the absence of a plateau in the inversion region is that there is no inversion charge formed in the SiGe layer. The flatband and threshold voltages, extracted from the inset, are V S FB = 0.3 V, V H FB = −0.2 V, and V S T = −2.4 V, consistent with the results of our model.
Ge fraction=25% Figure 7 shows the variations of flatband and threshold voltages with different doping concentrations. Since the potential drop across the oxide and SSi layers increases with increasing N D , the difference between V S FB and V H FB becomes more apparent, as discussed above. Also, it can be observed that V S T and V H T are inversely proportional to the doping concentration N D , because the increasing ionized charges cause the inversion charge density to decrease. The threshold V H T reduces to V S T at N D = 3.8×10 17 cm −3 , which means the conduction of the device shifts from the buried channel to the SSi channel. After that, the conduction of the device is caused only by surface-channel conduction. 
Conclusion
In conclusion, by physically deriving the models of the flatband and threshold voltages, the effect of substrate doping on the flatband and threshold voltages of a strained-Si/SiGe pMOSFET has been studied to explain the shift in the plateau from the inversion region to the accumulation region as the substrate doping increases, which is observed in the gate C-V characteristics of the strained-Si pMOSFET. The results from the models show excellent agreement with the simulated and experimental data. The proposed model can provide a valuable reference to the designers of strained-Si devices and has been implemented in software for extracting the parameters of strained-Si MOSFET.
